Abstract-VLSI operational amplifier cells that approach the physical limitations of bandwidth, gain, and power consumption are described. To this purpose, several HF compensation architectures are presented, such as parallel Miller, multipath nested Miller, and multipath hybrid nested Miller.
I. INTRODUCTION
IGHER element densities in VLSI circuits entails lower H power consumption per functional circuit cell. Further, smaller element dimensions entail the use of lower supply voltages necessitated by the lower breakdown voltages across the isolation barriers. It is anticipated that supply voltages will go down from the present 4.5-5 V to 2.7-3 V, further to 1.8-2 V, and ultimately to 0.9-1 V. Finally, the increasing use of battery or solar powered electronics will also demand lower supply voltages, such as 1.8 V or even 0.9 V, as well as lower power consumption.
These trends affect the fundamental limits in the design of analog circuits. The bandwidth (B) and gain (A) are restricted by minimum supply currents and voltages.
Less fundamental, but nevertheless real, are the problems which must be solved in designing complete new analog circuit architectures that allow supply voltages of down to 1.8 or even 0.9 V. The foregoing implies the design of power-efficient rail-to-rail (R-R) class-AB output stages and efficient overall topologies for bandwidth and gain.
In this paper, first, we present in Section I1 how to design voltage efficient input stages. In Section 111, we develop the design of current-efficient output stages. In Section IV, we consider the bandwidth over power limitations of lowvoltage single-stage operational amplifiers. For more gain, more stages are required. In Section V, architectures for low-power low-voltage two-stage operational amplifiers using Miller compensation are given. In Section VI, the nested Miller compensation is given for three-stage amplifiers, and in Section VII, the hybrid nested Miller compensation is presented for four-stage amplifiers. The clue in the last two sections is not to lose bandwidth while adding more stages in cascade by adopting a multipath architecture. Conclusions are given in Section VIII.
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VOLTAGE-EFFICIENT INPUT STAGES
To process signals with the maximum signal voltage at a certain supply voltage, we require R-R input stages. An application example is an operational amplifier connected as an R-R voltage buffer amplifier. Even if we do not actually need the full R-R range, it may often be preferred to process input voltages close to either the ground rail or the single-supply rail.
The design of R-R input stages must satisfy the following requirements :
1) To reach the negative supply rail, PNP or P-channel transistors must be used while keeping their collector or drain voltages close to the ground voltage. 2) To reach the positive supply rail, NPN or N-channel transistors must be used while keeping their collector or drain voltages close to the supply voltage. 3) To achieve the full R-R range, the signals of the P-and N-type input transistors must be summed and processed in such a way that the transconductance of the complete input stage is constant over the full R-R range. If the transconductance should change, the frequency behavior would be suboptimal. This would require more quiescent current in the output stage. This section presents designs that satisfy the above requirements.
The common-mode (CM) input voltage range of a P-channel differential CMOS input stage is restricted to a range from the negative rail voltage up to the level of the positive rail voltage minus the gate-source voltage VGS and the saturation voltage V D~~~ of the tail-current source, as shown in Fig. 1 . The CM input range of an N-channel input stage is restricted to a range from the positive rail voltage down to VGS and above the negative rail voltage. If we want to obtain an R-R input range we must combine both complementary stages and allow at least one of the stages to function. This gives a lower limit to the supply voltage Vsup,mln of R-R input stages of &up, min = 2vGS f 2VDsat.
(
The minimum supply voltage for R-R operation is about 1.8 V for CMOS, depending on the technology. At supply voltages down to 0.9 V, the CM input voltage range can still include one of the rail voltages.
The complementary input stages can be combined and their output currents added by the summing circuit shown in Fig. 2 . The four transistors Ms-Mg function as two folded current followers, while the pair M6, M, simultaneously functions as a current mirror. CMOS or bipolar R-R input stage.
Transconductance gm versus the common-mode input voltage of a However, one problem remains. The transconductance of the combination changes from that of the P-channel pair, up to that of the sum of both pairs, and down to that of the Nchannel pair, when going from the negative rail voltage VSS toward the positive rail voltage Voo, as shown in Fig. 3 .
In bipolar technology, the transconductance of the combination can be elegantly kept constant by keeping the sum of the tail currents of the complementary stages constant. The reason is that the transconductance gm is proportional to the collector current IC, according to where q is the electron charge, k Boltzmann's constant, and T the absolute temperature. Fig. 4 shows a possible realization in which a current switch Q5 guides one tail current I , : either to the PNP pair Q3, Q4 or to the NPN pair QI, QZ through a current mirror Q 6 , Q7 [I] , [Z] .
If we apply CMOS technology to the circuit shown in Fig. 4 , the total transconductance would also be constant if the input transistors are biased in weak inversion. However, if they are biased in strong inversion, a 40% higher transconductance will R,
R9
6 "E, Fig. 4 . R-R bipolar input stage with equalization of the transconductance by a 1:l taicurrent control.
(b) strong inversion result in the situation where Q5 conducts half of the current to one pair and she other half to the second pair. This is shown in Fig. 5 . The reason is that the gm of CMOS transistors is proportional to the square root of its drain current ID in strong inversion according to g m = /a (3) where W is the width and L the length of the transistors, p the mobility of the charge carriers, and CO, the normalized gate capacitance. In weak inversion, however, the gm is linearly proportional to its current, as with bipolar transistors. To keep the total transconductance constant in strong inversion, we would ideally have to keep the sum of the gate-source voltages of both pairs constant, according to g m (4) where V , , is the threshold voltage, which is more complicated to achieve [31.
A simpler solution is shown in Fig. 6 , where two current switches M5 and Ma and two 1:3 current mirrors i&, and
Mg,
supply each of the pairs with four times the normal tail current when the other pair is switched off [l] , [3] . The resulting transconductance is shown in Fig. 7 . The variation in the gm is reduced to 15%, and with modified mirrors to lower values. At low supply voltages the functioning of both mirrors at the same time must be prevented, otherwise positive loop gain will excessively increase the bias current and the gm.
It should be noted that the input offset voltage of R-R input stages varies from that of the P pair to that of the N pair when crossing the current-switching reference voltage. This change in offset causes the CMRR to deteriorate to a certain extent in the CM range around the reference voltage. Autocalibration is a way to improve this.
A. Conclusion
High performance input stages can be designed in CMOS which feature a R-R CM input voltage range at a constant transconductance. A minimum supply voltage of about 1.8 V is required for R-R operation. At supply voltages down to 0.9 V, the CM range can still include one of the rail voltages.
VOLTAGE-AND CURRENT-EFFICIENT OUTPUT STAGES
Output stages for low-voltage low-power applications must 1) The output voltage range must be R-R, to efficiently use the supply voltage.
2) The biasing must be in class-AB, to efficiently use the supply current.
3)
The output transistors must be directly driven by the preceding stages without delay from the class-AB control circuit, to accommodate the highest bandwidthlsupply power ratio. This section presents designs that satisfy the above requireAn efficient class-AB biasing must satisfy: 1) high ratio between maximum current I,,, and quiescent current I,,,,,, for high efficiency. 2) a minimum current Imin that is not much smaller than the quiescent current I,,,,,, to obviate HF distortion. 3) smooth AB transition to obviate LF distortion. Fig, 8 shows the characteristics we wish to obtain. Conventional feedforward biased output stages, as shown in Fig. 9 , do have an efficient class-AB biasing, but fall short satisfy three requirements: ments. Conventional CMOS common-drain stage with feedforward class-AB of the R-R voltage range by at least two diode voltages and two drain-source saturation voltages, because their output transistors are connected in a common-drain configuration. The output transistors in R-R output stages must be connected in a common-source configuration to the ground and to the supply rail, respectively. This complicates the class-AB biasing circuit. When we give each output transistor a separate translinear loop, we have the circuit shown in Fig. 12 [6] . In order to prevent the loss of driving current in and M4, these transistors are connected head to tail in a mesh. The positive feedback in this circuit is exactly 1, thus eliminating their source impedance loads on the input terminals for common-mode movement of their source voltages. The class-AB relation is so well fixed that the circuit can easily be driven with one input source instead of with two. The only drawback is that the circuit cannot operate at supply voltages lower than the series connection of the gate-source voltages of the output transistors and a saturation voltage. The lowest allowable supply voltage can be between 1.8-2.7 V, depending on the maximum allowable output current and technology. When we want to combine the features of accurate class-AB biasing and low supply voltage, we can apply feedback-biased class-AB control [3] . An output stage with such control is shown in Fig. 13 . The gate-source voltages of the output transistors are represented by the voltages across resistors R q and Rj. These voltages are compared by the transistor pair M4, MS. The smaller voltage is transferred to the input of a control amplifier M I , n/r, to control the bias, such that the smaller of the two push or pull output currents is regulated at a constant value [4] , [SI. The class-AB control is so firm that the circuit can also be driven with one input source instead of with two. The driving current which is not needed on one side is automatically steered to the other side through the control amplifier. The resistors R4 and R5 can be replaced by saturated MOS transistor channels. The circuit which is shown in Fig. 13 results in accurate class-AB biasing at low supply voltages of 0.9-1.8 V, depending on the maximum output current.
A. Conclusion
We have seen that current-efficient R-R output stages can be realized. The supply voltages can be as low as 1.8 V with feedforward bias control and 0.9 V with feedback bias control. A ratio of 100 or higher between the maximum output current and the quiescent current can be obtained.
IV. SINGLE-STAGE AMPLIFIERS
Single-stage amplifiers are very popular in VLSI circuits because of their excellent high-frequency behavior. This makes them very suitable for application in high-performance switched-capacitor circuits and analog-to-digital converters. Because of the single-stage topology there is no need for frequency compensation and the amplifiers are inherently very compact. In this section, we first discuss the two key parameters of amplifiers, bandwidth and gain. We discuss some possibilities to improve the gain. Finally, we consider a few circuit examples.
A simplified circuit diagram of a single-stage amplifier is shown in Fig. 14 . The amplifier has only one dominant pole and the circuit is therefore always stable when feedback is applied. The unity-gain frequency Bo of the single-stage amplifier is simply determined by the transconductance gm and the load capacitance CL The dc voltage-gain A0 of the amplifier is determined by the transconductance and the load resistance RL, which also incorporates the output impedance of the transistor
We see that both key parameters are directly controlled by the transconductance. Further, the gain can also be controlled by the output impedance of the transistor when it is not loaded by a low resistive load. For a CMOS transistor with a width over length ratio W / L of 100 and drain currents I o larger than roughly 10 pA we find the unity-gain frequency as Dividing by the supply power gives the bandwidth to power ratio
The W / L ratio of a CMOS output transistor is usually in the order of about 100 to handle the output current and to reach enough bandwidth. For a current of 10 pA and a load capacitance CL of 10 pF the CMOS single-stage amplifier has a bandwidth of 4 MHz. The gain of the single transistor depends on the length L. For a length of 2 pm the gain is usually in the order of 40 dB. Since this is too low for most purposes, methods have to be employed to improve the gain.
The gain can be improved by cascading more stages. Cascading more stages makes frequency compensation necessary and results in lower bandwidths. Amplifiers with two or more stages and frequency-compensation techniques are discussed in the following sections. Another way to achieve sufficient gain is to improve single stages. The output impedance of the stage can be increased by using a cascode, M3, as shown in Fig. 15 . The output impedance is then increased by a factor equal to the voltage gain of the cascode transistor. This results When trying to reach very high frequencies the Iengths of the transistors will be very short thereby reducing the outpput impedance so that the gain A0 as given by (9) i s still too low. Then gain boosting can be employed to further improve the output impedance. The gain-boosting technique uses an auxiliary amplifier to create local feedback around the cascode as shown in Fig. 16 [7] , [SI. Thus the output impedance of the cascode is boosted by the gain A of the auxiliary amplifier.
The resulting gain of the overall amplifier is approximately Next we discuss implementations of single-stage amplifiers that use cascodes and gain boosting to achieve sufficient gain. The first example is shown in Fig. 17 . It consists of a differential PMOS input stage M I , Mz followed by NMOS folded cascodes M3, M4. This arrangement yields a commonmode input voltage range that includes the negative supply rail. The differential signal is converted into a single-ended signal using current mirror M5, M6 which is cascoded by cascodes M7, M8. The minimum supply voltage is limited by the stacking of a gate-source voltage and two saturation voltages. Therefore a supply voltage of 0.9-1.8 V, depending on technology, is required. The next step is to incorporate gain boosting in the amplifier [SI. A circait with gain boosting is shown in Fig. 18 . The general structure of this amplifier is the same as the previous circuit, consisting of input stage M I , MZ followed by folded cascodes M3, M4 and differential-to-single-ended conversion using current mirror M5, ibf6 with cascodes M7, M8. However, the cascodes, M4 and MS which are connected to the output, are now boosted using auxiliary amplifiers consisting of transistors Mz,-M., and M41-M43, respectively. The auxiliary amplifiers again consist of a folded cascode amplifies with differential input stages M Z I , M z~ and M41, M42, respectively, and cascodes M23 and M43, respectively. The current sources M34 and M54 are cascoded using M24 and M44, respectively, to maintain the high gain of the auxiliary boosting amplifiers. The minimum supply voltage is now limited by the stacking of a gate-source voltage and three saturation voltages and thus a minimum supply voltage of about 1.8 V is requlred, depending on technology.
The same circuit structure can be used to realize a fully differential amplifier as shown in Fig. 19 by replacing the current mirror M5, MG by current sources. The node connected to the drains of cascodes M3 and M7 now becomes the inverting output. These cascodes can be boosted by making the auxiliary amplifiers fully differential by using the output that was not used in the previous circuit as shown in Fig. 18 [9] . is used to fix the common-mode voltage. This is implemented in the circuit shown in Fig. 19 [lo] . The output voltage at the noninverting and the inverting output is measured and compared to the reference voltage using differential pairs M60, M61 and M62, M63, respectively. The outputs of these differential pairs are summed to create two currents that depend on the common-mode output voltage. The feedback loop is obtained by using these currents to generate the bias currents of cascode M3 and M4. Another way to control the common-mode voltage is to use a feedforward common-mode control as shown in Fig. 20 [8] . In this circuit, transistors and M62 connected to a reference voltage VCM are added. Together with the input transistors M I and M2 and the feedback around the amplifier, a control circuit is obtained that is basically identical to the previously discussed commonmode feedback control circuit. Through the amplifier feedback The minimum supply voltage of the last two circuits is again limited by the stacking of a gate-source voltage and three saturation voltages and thus a minimum supply voltage of about 1.8 V is required, depending on technology.
V. TWO-STAGE OPERATIONAL AMPLIFIERS
In many applications the gain of a single stage amplifier is not sufficient; especially when it is loaded with relatively small resistors at its output. In addition, if a single-stage amplifier with folded cascodes has to drive large output currents, the saturation voltage of the cascode can be very high, and therefore limit the output voltage swing. To overcome the previously mentioned problems, a two-stage configuration can be used. Dividing by the supply power, results in From (13) it can be concluded that for the best bandwidthto-supply power ratio, the gate-source voltage minus the threshold voltage should be as low as possible. It should be noted that for very low biasing levels, the transistors enter their weak inversion mode. In this case the term T~GS-VTH should be replaced by two times the thermal voltage. The factor two depends on the weak inversion slope factor and might therefore differ from process to process.
The splitting of the poles to obtain a 60" phase margin is shown in Fig. 22 . The poles can be split by either inserting a Miller RMCM network, or by applying a parallel RpCp network. The main advantage of the parallel network is that the maximum bandwidth-to-supply power ratio according to (13) can be obtained. The bandwidth can even be larger than that of a single-stage amplifier, because the internal capacitor Cz is, in general, much smaller than the load capacitor. A drawback of parallel compensation is that the compensation method relies on matching with the load impedance. As the load of an operational amplifier is more or less user defined, it becomes almost impossible to compensate an amplifier by using parallel compensation. In addition, process variations make it even more difficult to compensate an amplifier accurately.
Miller compensation results in a much worse bandwidth-tosupply power ratio than parallel compensation. This is because the bandwidth is limited to that of the output stage. It is given by where gml is the output stage transconductance. In general, this bandwidth is much lower than the bandwidth given by (12), because the load capacitor is much larger than the interstage capacitor. In contrast to parallel compensation, Miller compensation is robust against parameter variations, which makes it the best compensation technique for two-stage amplifiers.
A drawback of Miller compensation is that, at high frequencies the Miller capacitor introduces a direct feedforward path to the output. As a consequence, a right half-plane zero occurs in the open-loop transfer function of the amplifier. This zero can cause considerable phase shift, and thereby decrease the phase margin of the opamp. An effective way to eliminate this zero is the multipath Miller zero cancellation, as shown in Fig. 23 [19] . M3 drives the output transistor while M2 drives the output node. The current through M2 compensates the feedforward current through the Miller capacitor. Hence, the output does not experience any effect from the feedforward path, and thus the right half-plane zero is eliminated. Fig. 24 shows an example of a two-stage amplifier topology [12], [13] . It consists of a R-R input stage M1-M4, a summing circuit, M l l -M~a , and a R-R output stage with feedforward class-AB control, M19-M24. The summing circuit contains two current mirrors, which are biased by a floating current source, 1b3. This provides a constant current in the cascodes Mi4 and M16, independent of the bias currents of the input pairs. The class-AB driver, and M20, is biased by these cascodes. This obviates a contribution to the noise and offset of two independent current sources, which would otherwise be necessary to bias the floating class-AB driver.
Using the topology described above, a complete amplifier has been realized, as is shown in Fig. 25 [13] . The amplifier is compensated using the above-described Miller technique. To obtain a constant transconductance over the common-mode input range, two three-times current mirrors, Mc-M7 and The floating current source has the same architecture as the class-AB control. Therefore, the supply voltage dependency of the class-AB control, due to and robust method to compensate this amplifier is the nested Miller compensation technique [2], [14] . Fig. 28 inserted, the unity-gain frequency decreases by a factor of two, as can be concluded from (15) and (16) . The loss of a factor two in the unity-gain bandwidth can be avoided by using the multipath nested Miller compensation structure, as shown in Fig. 29 [15] , [16] . The circuit consists of a three stage nested Miller opamp and an additional input stage, Me-M7. This input stage bypasses the intermediate stage, M2-M3. The result is an amplifier which has the gain of three stages and a two-stage high-frequency path. Fig. 30 shows the magnitude plot of the multipath nested Miller compensation. The gain and the high-frequency path can easily be matched by making the unity-gain frequencies of both paths equal. Thus
This matching of transconductance and capacitances can be very accurate.
VII. FOUR-STAGE OPERATIONAL AMPLIFIERS
In applications where an operational amplifier has to be able to drive a large output current, the gates of the output transistors have to be able to reach the supply rail. In the two-and three-stage amplifiers discussed above, the gate swing of the output transistors was limited by either cascodes or differential pairs. Especially in a very low-voltage environment, the gate swing can be very low, which limits the drive capability of the opamp. For this reason in low-voltage amplifiers which have to deliver large output currents, cascodes, or differential pairs cannot be used to drive the output transistors. Further, in processes with very low threshold voltages, only one saturation voltage fits between the gate and the source of an output transistor. This also blocks the use of cascodes or differential pairs immediately before the output stage [17] .
The amplifier topology of Fig. 31 can be used to overcome both problems [18] . It consists of three cascaded common- The hybrid nested Miller compensation should be dimensioned such that it obeys the following expressions:
and Dimensioning the hybrid nested Miller compensation according to (19) , corresponds to a maximal flat amplitude response of the amplifier with unity-gain feedback.
As follows from (19) , the unity-gain frequency of the amplifier is a factor two lower than that of a two-stage amplifier. This reduction of bandwidth can be prevented by applying the multipath compensation technique to the amplifier, as explained in the previous section. Fig. 33 shows a realization of a four-stage operational amplifier with hybrid nested Miller compensation. The amplifier consists of a P-channel differential input pair, A4110 and 
